IN THE CLAIMS

Please cancel claims 1-19 without prejudice.

Please amend the following claims:

- 1-19 Cancelled)
- 20. (Original) An apparatus comprising:

an operating system to read a time of entering a reduced power consumption state, and to read a time of exiting the reduced power consumption state prior to an execution of an interrupt routine; and

a main memory to store the time of entering.

- 21. (Currently amended) The apparatus of claim 20 further comprising a chip to store the time of exiting the reduced power consumption state <u>in a register</u>.
- 22. (Original) The apparatus of claim 20 further comprising a processor to store the time of exiting the reduced power consumption state in a register.
- 23. (Original) The apparatus of claim 21 wherein the chip is a personal computer chipset.

- 24. (Original) The apparatus of claim 21 wherein the operating system further operates to perform a cycle to the chip.
- 25. (Original) The apparatus of claim 20 wherein the operating system further operates to calculate a reduced power consumption state duration.
- 26. (Original) The apparatus of claim 20 wherein the reduced power consumption state is a C1 power state.
 - 27. (Original) An apparatus comprising:

an operating system to request a chip to store a time of entering a reduced power consumption state and a time of exiting the reduced power consumption state; and

the chip to store the time of entering and the time of exiting the reduced power consumption state and to automatically calculate a reduced power consumption state duration.

- 28. (Original) The apparatus of claim 27 wherein the reduced power consumption state is a C1 power state.
- 29. (Original) The apparatus of claim 27 wherein the chip is a personal computer chipset.

30. (Original) An apparatus comprising:

an operating system to request a chip to start a time counter prior to entering a reduced power consumption state; and

the chip to start the time counter.

- 31. (Original) The apparatus of claim 30 wherein the operating system further operates to request the chip to halt the time counter.
- 32. (Original) The apparatus of claim 30 wherein the chip further operates to halt the time counter.
- 33. (Original) The apparatus of claim 30 wherein the time counter comprises a reduced power consumption state duration.
- 34. (Original) The apparatus of claim 30 wherein the chip is a personal computer chipset.
- 35. (Currently amended) The apparatus of claim 30 where[[]]in the reduced power consumption state is a C1 power state.
 - 36. (Original) An apparatus comprising:

means for reading a time of exiting a reduced power consumption state prior to an execution of an interrupt routine;

means for storing the time of exiting the reduced power consumption state in a register; and

means for calculating a reduced power consumption state duration.

37. (Original) The apparatus of claim 36 further comprising:

means for reading a time of entering the reduced power consumption state;

means for storing the time of entering the reduced power consumption state in a

main memory; and

means for calculating the reduced power consumption state duration utilizing the time of entering and the time of exiting.

- 38. (Original) The apparatus of claim 36 wherein the reduced power consumption state is a C1 power state.
- 39. (Original) The apparatus of claim 36 wherein the register is located in a personal computer chipset.
- 40. (Original) The apparatus of claim 36 wherein the register is located in a processor.

41. (Original) An apparatus comprising:

means for starting a time counter;

means for entering a reduced power consumption state;

means for halting the time counter prior to an execution of an interrupt routine;

and

means for exiting the reduced power consumption state.

- 42. (Original) The apparatus of claim 41 wherein the reduced power consumption state is a C1 power state.
- 43. (Original) The apparatus of claim 41 wherein the means for starting the time counter further comprise means for requesting a chip to start the time counter.
- 44. (Original) The apparatus of claim 41 wherein the means for halting the time counter further comprise means for requesting a chip to halt the time counter.
 - 45. (Original) An apparatus comprising:

means for storing a time of entering a reduced power consumption state in a chip;

means for storing a time of exiting the reduced power consumption state in the chip prior to an execution of an interrupt routine; and

means for automatically calculating a reduced power consumption state duration.

- 46. (Original) The apparatus of claim 45 wherein the reduced power consumption state is a C1 power state.
- 47. (Original) The apparatus of claim 45 wherein the chip is a personal computer chipset.